



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/596,720

06/22/2006

Samuel Anderson

681443-1U1

9904

570

7590

04/28/2009

PANITCH SCHWARZE BELISARIO & NADEL LLP
ONE COMMERCE SQUARE
2005 MARKET STREET, SUITE 2200
PHILADELPHIA, PA 19103

EXAMINER

GUPTA, RAJ R

ART UNIT

PAPER NUMBER

4126

MAIL DATE

DELIVERY MODE

04/28/2009

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/596,720	Applicant(s) ANDERSON, SAMUEL	
	Examiner RAJ GUPTA	Art Unit 4126	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 15 October 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 15 October 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>10/13/06, 2/7/07, 2/7/07</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

1. **Claims 10, 11, 23 and 24** are objected to because of the following informalities: claims 10, 11, 23 and 24 all recite “at the ... predetermined angle,” however the parent claim of these claims recites no predetermined angle. Thus these claims should read --at **a** ... predetermined angle--. Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-26 are rejected under 35 U.S.C. 102(e) as being anticipated by **Hshieh et al (US 2006/0205174)**.

4. With regard to **claim 1**, Hshieh et al (US 2006/0205174, hereinafter Hshieh) teaches in Fig 23: A method of manufacturing a semiconductor device comprising: providing a semiconductor substrate having first (P- Epitaxial layer) and second main surfaces (P++ Substrate) opposite to each other, the semiconductor substrate having a heavily doped region of a first conductivity type (P++) at the second main surface and having a lightly doped region of the first conductivity type (P-) at the first main surface (501); providing in the semiconductor

Art Unit: 4126

substrate a plurality of trenches (see Fig 2, 9 for exemplary trenches) and a plurality of mesas (see Fig 2, 11 for exemplary mesas) with each mesa having an adjoining trench (clearly visible in Fig 2) and a first extending portion extending from the first main surface toward the heavily doped region to a first depth position (clearly visible in Fig 2), at least one mesa having a first sidewall surface and a second sidewall surface, each of the plurality of trenches having a bottom (all of these structures clearly visible in Fig 2) (Fig 23, step 501); doping with a dopant of a second conductivity type the first sidewall surface of the at least one mesa to form a first doped region of the second conductivity type (504); doping with the dopant of the second conductivity type the second sidewall surface of the at least one mesa to form a second doped region of the second conductivity type (505); doping with a dopant of the first conductivity type the first sidewall surface of the at least one mesa to provide a second doped region of the first conductivity type at the first sidewall (507), and doping with the dopant of the first conductivity type the second sidewall surface of the at least one mesa to provide a fourth doped region of the first conductivity type at the second sidewall (508); lining at least the trenches adjacent to the at least one mesa with an oxide material (513 and 503, also see Fig 27, 1506, and [0101]); and filling at least the trenches adjacent to the at least one mesa with one of a semi- insulating material and an insulating material (510).

5. With regard to **claim 2**, Hshieh teaches: the oxide lining is formed by one of low pressure (LP) chemical vapor deposition (CVD) Tetraethylorthosilicate (TEOS) and a spun- on-glass (SOG) deposition ([0075]).

6. All other limitations of this claim are discussed above with regard to claim 1.

Art Unit: 4126

7. With regard to **claim 3**, Hshieh teaches: forming a layer of undoped polysilicon, after the oxide lining step, over the trench bottoms and the mesas, each including the first and second sidewalls (Fig 23, 510).
8. All other limitations of this claim are discussed above with regard to claim 1.
9. With regard to **claim 4**, Hshieh teaches: the step of filling the plurality of trenches with one of a semi-insulating material and an insulating material includes filling the plurality of trenches with at least one of undoped polysilicon, doped polysilicon, doped oxide, undoped oxide, silicon nitride and semi-insulating polycrystalline silicon (SIPOS) (Fig 23, 510 and [0080]).
10. All other limitations of this claim are discussed above with regard to claim 1.
11. With regard to **claim 5**, Hshieh teaches: the first sidewall surface has a first predetermined inclination maintained relative to the first main surface and the second sidewall surface has a second predetermined inclination maintained relative to the first main surface ([0062]).
12. All other limitations of this claim are discussed above with regard to claim 1.
13. With regard to **claim 6**, Hshieh teaches: the first and second sidewall surfaces are generally perpendicular relative to the first main surface ([0063]).
14. All other limitations of this claim are discussed above with regard to claim 1.
15. With regard to **claim 7**, Hshieh teaches: the plurality of trenches are formed utilizing one or more of plasma etching, reactive ion etching (RIE), sputter etching, vapor phase etching and chemical etching ([0066]).
16. All other limitations of this claim are discussed above with regard to claim 1.

Art Unit: 4126

17. With regard to **claim 8**, Hshieh teaches: the implanting of the dopant of a second conductivity type into the first sidewall surface is performed at a first predetermined angle of implant (Fig 23, 504).

18. All other limitations of this claim are discussed above with regard to claim 1.

19. With regard to **claim 9**, Hshieh teaches: the doping with the dopant of a second conductivity type into the second sidewall surface is performed at a second predetermined angle of implant (Fig 23, 505).

20. All other limitations of this claim are discussed above with regard to claim 1.

21. With regard to **claim 10**, Hshieh teaches: the doping with the dopant of the first conductivity type into the first sidewall surface is performed at the first predetermined angle of implant (Fig 23, 507).

22. All other limitations of this claim are discussed above with regard to claim 1.

23. With regard to **claim 11**, Hshieh teaches: the doping with the dopant of the first conductivity type into the second sidewall surface is performed at the second predetermined angle of implant (Fig 23, 508).

24. All other limitations of this claim are discussed above with regard to claim 1.

25. With regard to **claim 12**, Hshieh teaches: diffusing the dopants of the second conductivity type into the at least one mesa prior to doping with the dopants of the first conductivity type (Fig 23, 506).

26. All other limitations of this claim are discussed above with regard to claim 1.

27. With regard to **claim 13**, Hshieh teaches: A semiconductor formed by the method of claim 1 (Fig 26, entire figure).

Art Unit: 4126

28. With regard to **claim 14** Hshieh teaches in Fig 20: A method of manufacturing a semiconductor device comprising: providing a semiconductor substrate having first (N- Epitaxial layer) and second (N++ Substrate) main surfaces opposite to each other, the semiconductor substrate having a heavily doped region of a first conductivity type (N++) at the second main surface and having a lightly doped region of the first conductivity type (N-) at the first main surface (401); providing in the semiconductor substrate a plurality of trenches (see Fig 2, 9 for exemplary trenches) and a plurality of mesas (see Fig 2, 11 for exemplary mesas), with each mesa having an adjoining trench (clearly visible in Fig 2) and a first extending portion extending from the first main surface toward the heavily doped region to a first depth position (clearly visible in Fig 2), at least one mesa having a first sidewall surface and a second sidewall surface, each of the plurality of trenches having a bottom (all of these structures clearly visible in Fig 2) (Fig 20, step 401); doping with a dopant of the first conductivity type the first sidewall surface of the at least one mesa to form a first doped region of the first conductivity type (404); doping with a dopant of the first conductivity type the second sidewall surface of the at least one mesa to form a second doped region of the first conductivity type (405); doping with a dopant of the second conductivity type the first sidewall surface of the at least one mesa to provide a second doped region of the first conductivity type at the first sidewall (407), doping with the dopant of the second conductivity type the second sidewall of the at least one mesa (408); lining at least the trenches adjacent to the at least one mesa with an oxide material (412 and 403, also see Fig 28, 706); and filling at least the trenches adjacent to the at least one mesa with one of a semi-insulating material and an insulating material (410).

Art Unit: 4126

29. With regard to **claim 15**, Hshieh teaches: the oxide lining is formed by one of low pressure (LP) chemical vapor deposition (CVD) Tetraethylorthosilicate (TEOS) and a spun-on-glass (SOG) deposition ([0075]).
30. All other limitations of this claim are discussed above with regard to claim 14.
31. With regard to **claim 16**, Hshieh teaches: forming a layer of undoped polysilicon, after the oxide lining step, over the trench bottoms and the mesas, each including the first and second sidewalls (Fig 20, 410).
32. All other limitations of this claim are discussed above with regard to claim 14.
33. With regard to **claim 17**, Hshieh teaches: the step of filling the plurality of trenches with one of a semi-insulating material and an insulating material includes filling the plurality of trenches with at least one of undoped polysilicon, doped polysilicon, doped oxide, undoped oxide, silicon nitride and semi-insulating polycrystalline silicon (SIPOS) (Fig 20, 410 and [0080]).
34. All other limitations of this claim are discussed above with regard to claim 14.
35. With regard to **claim 18**, Hshieh teaches: the first sidewall surface has a first predetermined inclination maintained relative to the first main surface and the second sidewall surface has a second predetermined inclination maintained relative to the first main surface ([0062]).
36. All other limitations of this claim are discussed above with regard to claim 14.
37. With regard to **claim 19**, Hshieh teaches: the first and second sidewall surfaces are generally perpendicular relative to the first main surface ([0063]).
38. All other limitations of this claim are discussed above with regard to claim 14.

Art Unit: 4126

39. With regard to **claim 20**, Hshieh teaches: the plurality of trenches are formed utilizing one or more of plasma etching, reactive ion etching (RIE), sputter etching, vapor phase etching and chemical etching ([0066]).

40. All other limitations of this claim are discussed above with regard to claim 14.

41. With regard to **claim 21**, Hshieh teaches: the doping with the dopant of a second conductivity type of the first sidewall surface is performed at a first predetermined angle of implant (Fig 20, 404).

42. All other limitations of this claim are discussed above with regard to claim 14.

43. With regard to **claim 22**, Hshieh teaches: the doping with the dopant of a second conductivity type of the second sidewall surface is performed at a second predetermined angle of implant (Fig 20, 405).

44. All other limitations of this claim are discussed above with regard to claim 14.

45. With regard to **claim 23**, Hshieh teaches: the doping with the dopant of the first conductivity type of the first sidewall surface is performed at the first predetermined angle of implant (Fig 20, 407).

46. All other limitations of this claim are discussed above with regard to claim 14.

47. With regard to **claim 24**, Hshieh teaches: the doping with the dopant of the first conductivity type of the second sidewall surface is performed at the second predetermined angle of implant (Fig 20, 408).

48. All other limitations of this claim are discussed above with regard to claim 14.

Art Unit: 4126

49. With regard to **claim 25**, Hshieh teaches: diffusing the implanted dopants of the second conductivity type into the at least one mesa prior to implanting the dopants of the first conductivity type (Fig 20, 406).

50. All other limitations of this claim are discussed above with regard to claim 14.

51. With regard to **claim 26**, Hshieh teaches: A semiconductor formed by the method of claim 14 (Fig 24, entire figure).

Conclusion

52. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Nitta et al (US 6307246) and Izumisawa et al (US 7226841) both teach a method for manufacture a superjunction device with a mesa/trench structure and multiple steps of tilted ion implantation and diffusion.

53. Any inquiry concerning this communication or earlier communications from the examiner should be directed to RAJ GUPTA whose telephone number is (571)270-5707. The examiner can normally be reached on Monday-Thursday 9am-6pm.

54. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tu T. Nguyen can be reached on (571)272-2424. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

55. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 4126

system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/RAJ GUPTA/
Examiner, Art Unit 4126
April 23, 2009

/Tu T. Nguyen/
Supervisory Patent Examiner, Art Unit 4126